

on Information and Systems

VOL. E99-D NO. 8 AUGUST 2016

The usage of this PDF file must comply with the IEICE Provisions on Copyright.

The author(s) can distribute this PDF file for research and educational (nonprofit) purposes only.

Distribution by anyone other than the author(s) is prohibited.

A PUBLICATION OF THE INFORMATION AND SYSTEMS SOCIETY



The Institute of Electronics, Information and Communication Engineers Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO, 105-0011 JAPAN

LETTER Realization of SR-Equivalents Using Generalized Shift Registers for Secure Scan Design

Hideo FUJIWARA^{†a)}, Fellow and Katsuya FUJIWARA^{††}, Member

SUMMARY We reported a secure scan design approach using *shift register equivalents* (*SR-equivalents*, for short) that are functionally equivalent but not structurally equivalent to shift registers [10] and also introduced *generalized shift registers* (*GSRs*, for short) to apply them to secure scan design [11]–[13]. In this paper, we combine both concepts of SR-equivalents and GSRs and consider the synthesis problem of SR-equivalent GSRs, i.e., how to modify a given GSR to an SR-equivalent GSR. We also consider the enumeration problem of SR-equivalent GFSRs, i.e., the cardinality of the class of SR-equivalent GSRs to clarify the security level of the secure scan architecture.

key words: design-for-testability, scan design, generalized feedback/feedforward shift registers, security, scan-based side-channel attack

1. Introduction

Both testability and security of a chip have become fundamental to ensuring its reliability and protection from invasion to access important information. To guarantee quality, designers use design for testability (DFT) methods to make digital circuits easily testable for faults. Scan design is a powerful DFT technique that provides high controllability and observability over a chip and yields high fault coverage [1]. However, it also allows reverse engineering, which contradicts security. There is a demand to protect secret data from side-channel attacks and other hacking schemes [2]. Hence, it is important to find an efficient DFT approach that satisfies both security and testability. Various approaches to secure scan design have been reported [3]–[9]. We reported a secure and testable scan design approach by using extended shift registers called "SR-equivalents" that are functionally equivalent but not structurally equivalent to shift registers [10], where linear structured circuits were considered. We then expanded them into non-linear structured circuits and introduced two classes of generalized shift registers (GSRs, for short) which are generalized feed-forward shift registers (GF^2SRs , for short) [11], [12] and generalized feedback shift registers (GFSRs, for short) [13], to consider their application to secure scan design.

As for testability, the class of SR-equivalents is better than GSRs. On the other hand, as for security, the class of

 †† The author is with Akita University, Akita-shi, 010–8502 Japan.

a) E-mail: fujiwara@ogu.ac.jp

DOI: 10.1587/transinf.2016EDL8046

GSRs is better than SR-equivalents. In this paper, combining both concepts of SR-equivalents and GSRs, we propose the class of SR-equivalent GSRs for secure and testable scan design. We consider the synthesis problem of SR-equivalent GSRs (GF²SRs and GFSRs), i.e., how to modify a given GSR to an SR-equivalent GSR. We also clarify the cardinality of each class of SR-equivalent GF²SRs and GFSRs to estimate the security level.

2. SR-Equivalents and GSRs

Consider a k-stage shift register shown in Fig. 1. For the kstage shift register, the input value applied to x appears at z after k clock cycles. Suppose a circuit C with a single input x, a single output z, and k flip-flops as shown in Fig. 2. If the input value applied to x of C appears at the output z of C after k clock cycles, the circuit C behaves as if it is a k-stage shift register.

A circuit C with a single input *x*, a single output *z*, and *k* flip-flops is called *functionally equivalent* to a *k*-stage shift register (or *SR-equivalent*) if the input value applied to *x* at any time t appears at z after *k* clock cycles, i.e., z(t+k) = x(t) for any time *t*.

Figure 3 (a) illustrates an example of 3-stage SRequivalent circuit R_1 . The table in Fig. 3 (b) can be obtained easily by symbolic simulation. As shown in the table, z(t + 3) = x(t), i.e., the input value applied to x appears at z after k = 3 clock cycles, and hence the circuit is SRequivalent. Although the input/output behavior of R_1 is the same as that of the 3-stage shift register, the internal state behavior of R_1 is different from the shift register. Therefore, without the information on the structure of R_1 one cannot control/observe the internal state of R_1 . From this observation, replacing the shift register with an SR-equivalent circuit makes the scan circuit *secure*.

In [11], [12], we introduced a class of generalized shift registers called generalized feed-forward shift registers




Fig. 2 k-stage SR-equivalent circuit C.


Copyright © 2016 The Institute of Electronics, Information and Communication Engineers

Manuscript received February 23, 2016.

Manuscript revised April 15, 2016.

Manuscript publicized May 16, 2016.


[†]The author is with Osaka Gakuin University, Suita-shi, 564–8511 Japan.



(a) SR-equivalent circuit R_1 .

x	<i>y</i> 1	<i>y</i> ₂	<i>y</i> ₃	z				
(x(t))	$y_{l}(t)$	<i>y</i> ₂ (t)	<i>y</i> ₃ (t)	$z(t) = y_2(t) \oplus y_3(t)$ $z(t+1) = y_2(t)$ $z(t+2) = y_1(t)$ z(t+3) = x(t)				
<i>x</i> (t+1)	<i>x</i> (t)	$y_i(t)$	$y_1(t) \oplus y_2(t)$	$z(t+1) = y_2(t)$				
<i>x</i> (t+2)	<i>x</i> (t+1)	<i>x</i> (t)	$x(t) \oplus y_i(t)$	$z(t{+}2) = y_i(t)$				
<i>x</i> (t+3)	<i>x</i> (t+2)	<i>x</i> (t+1)	$x(t) \oplus x(t+1)$	z(t+3) = x(t)				
(b) Behavior of R_1 by symbolic simulation.								





(a) Generalized feed-forward shift register (GF^2SR)




Fig. 4 Generalized feed-forward shift register (GF²SR).

x	y ₁	y_2	<i>y</i> ₃	z
<i>x</i> (<i>t</i>)	$y_1(t)$	$y_2(t)$	$y_3(t)$	$z(t) = \overline{y_3(t)}$
x(t+1)	<i>x</i> (<i>t</i>)	$\overline{y_1(t)}$	$y_2(t) \oplus x(t) \cdot y_1(t)$	$z(t+1) = \overline{y_2(t)}$
				$\bigoplus x(t) \cdot y_1(t)$
x(t+2)	x(t + 1)	$\overline{x(t)}$	$\overline{y_1(t)} \oplus x(t+1) \cdot x(t)$	$z(t+2) = y_1(t)$
<i>x</i> (<i>t</i> + 3)	$\underbrace{x(t+2)}_{=y_1(t+3)}$	$ \overbrace{x(t+1)\\=y_2(t+3)}^{\overline{x(t+1)}} $	$\overline{x(t)} \bigoplus x(t+2) \cdot x(t+1) = y_3(t+3)$	$ \begin{array}{c} \bigoplus x(t+1) \cdot x(t) \\ \hline z(t+3) = x(t) \\ \bigoplus x(t+2) \cdot x(t+1) \end{array} $


Fig. 5 Symbolic simulation of *R*₃.

 (GF^2SR) , shown in Fig. 4 (a). In this figure, f_0, f_1, \ldots, f_k are arbitrary logic functions. Figures 4 (b) and (c) show examples of 3-stage GF²SRs, R_2 and R_3 . In [12], we proposed *strongly secure* GF²SR as a more secure scan path structure. R_3 in Fig. 4 (c) is strongly secure. Generally, for any GF²SR with *k* flip-flops, the output *z* at time *t* + *k* behaves in accordance with the following equation.


$$z(t+k) = x(t) \oplus f(x(t+1), x(t+2), \dots, x(t+k))$$


Consider a 3-stage GF²SR, R_3 , given in Fig. 4 (c). By using symbolic simulation, we can obtain the output $z(t + 3) = x(t) \oplus x(t+2)x(t+1)$ as shown in Fig. 5.

In [13], we introduced another class of generalized shift



(a) Generalized feedback shift register (GFSR)





(c) GFSR, R₅

Fig. 6 Generalized feedback shift register (GFSR).

x	y_1	y_2	<i>y</i> ₃	Z
<i>x</i> (<i>t</i>)	$y_1(t)$	$y_2(t)$	$y_3(t)$	$z(t) = \overline{y_3(t)}$
x(t+1)	$\overline{x(t)}$	$y_1(t) \oplus y_2(t) \cdot \overline{y_3(t)}$	$y_2(t)$	$z(t+1) = \overline{y_2(t)}$
x(t+2)	$\overline{x(t+1)}$	$\overline{x(t)} \oplus y_1(t) \cdot \overline{y_2(t)}$	$y_1(t) \oplus y_2(t) \cdot \overline{y_3(t)}$	$z(t+2) = \overline{y_1(t)}$
x(t + 3)	$\overline{x(t+2)}$	$\overline{x(t+1)} \oplus \overline{x(t)} \cdot \overline{y_1(t)}$	$\overline{x(t)} \oplus y_1(t) \cdot \overline{y_2(t)}$	$ \bigoplus y_2(t) \cdot \overline{y_3(t)} $ $z(t+3) = x(t) $
		$\oplus \overline{x(t)} \cdot y_2(t) \cdot \overline{y_3(t)}$		$\bigoplus y_1(t) \cdot \overline{y_2(t)}$

Fig.7 Symbolic simulation of *R*₅.

registers called generalized feedback shift registers (GFSR), shown in Fig. 6 (a). Figures 6 (b) and (c) show examples of 3-stage GFSRs, R_4 and R_5 . In [13], we also proposed strongly secure GFSR. R_5 is strongly secure. The difference between GFSR and GF²SR is whether the structure is feedback type or feed-forward type. From the feedback structure of Fig. 6 (a), we can see that for any GFSR with *k* flip-flops, the output *z* at time t + k behaves in accordance with the following equation.

$$z(t + k) = x(t) \oplus f(y_1(t), y_2(t), \dots, y_k(t))$$

Consider a 3-stage GFSR, R_5 , given in Fig. 6 (c). By using symbolic simulation, we can obtain the output $z(t + 3) = x(t) \oplus y_1(t)y_2(t)$ as shown in Fig. 7.

3. Synthesis Problem for SR-Equivalent GSRs

Let us consider the problem of modifying a given GSR (GF²SR or GFSR) into an SR-equivalent. First, consider a k-stage GF²SR shown in Fig. 4 (a). By symbolic simulation, we can obtain the output z at time t + k as follows.

$$z(t+k) = x(t) \oplus f(x(t+1), x(t+2), \dots, x(t+k))$$

To change this equation into z(t + k) = x(t) so that the GF²SR becomes SR-equivalent, we add the same logic function f(x(t + 1), x(t + 2), ..., x(t + k)) to this equation as follows.




Fig. 8 Modified SR-equivalent GF^2SR , R_6

$$z(t+k) = x(t) \oplus f(x(t+1), x(t+2), \dots, x(t+k)) \\ \oplus f(x(t+1), x(t+2), \dots, x(t+k)) \\ = x(t)$$

To realize this modification on the given GF^2SR , we need to express the added logic function *f* by a logic function *g* of variables x(t + k), $y_1(t + k)$, $y_2(t + k)$, ..., and $y_k(t + k)$ as follows.

$$f(x(t+1), x(t+2), \dots, x(t+k)) = g(x(t+k), y_1(t+k), y_2(t+k), \dots, y_k(t+k))$$

This can be obtained from the outcome of symbolic simulation. Then, we add the feed-forward logic $g(x, y_1, y_2, ..., y_k)$ to the output *z* of the circuit. The modified GF²SR becomes SR-equivalent. Note that if the given GF²SR has only one feed-forward logic to the output *z*, the logic function is equal to $g(x, y_1, y_2, ..., y_k)$ and hence the modified GF²SR becomes a *k*-stage shift register. We have the following theorem.

Theorem 1: Any k-stage GF²SR can be modified to a GF²SR that is SR-equivalent by adding a feed-forward logic function to the output.

As an example, consider a 3-stage GF²SR, R_3 , given in Fig. 4 (c). By symbolic simulation illustrated in Fig. 5, we obtain $z(t + 3) = x(t) \oplus x(t + 2)x(t + 1)$. We also get $x(t + 2) = y_1(t + 3)$ and $x(t + 1) = y_2(t + 3)$. Hence, we can see

$$z(t+3) = x(t) \oplus x(t+2)x(t+1) = x(t) \oplus y_1(t+3)\overline{y_2(t+3)}$$

Then, we add the feed-forward logic $g(y_1, y_2) = y_1\overline{y_2}$ to the output *z* of the circuit as shown in Fig. 8. The modified circuit R_6 is SR equivalent.

Next, let us consider a k-stage GFSR shown in Fig. 6 (a). By symbolic simulation, we can get the output z at time t + k as follows.

$$z(t + k) = x(t) \oplus f(y_1(t), y_2(t), \dots, y_k(t))$$

To change this equation into z(t + k) = x(t), we add function $f(y_1(t), y_2(t), \dots, y_k(t))$ to this equation as follows.

$$z(t+k) = x(t) \oplus f(y_1(t), y_2(t), \dots, y_k(t))$$
$$\oplus f(y_1(t), y_2(t), \dots, y_k(t))$$
$$= x(t)$$

To do so, we modify the circuit by adding the feedback logic $f(y_1, y_2, ..., y_k)$ to the input *x*. The modified GFSR




Fig.9 Modified SR-equivalent GFSR, *R*₇.

is SR-equivalent. Note that if the given GFSR has only one feedback logic to the input *x*, the logic function is equal to $f(y_1(t), y_2(t), \ldots, y_k(t))$ and hence the modified GFSR becomes a *k*-stage shift register. We have the following theorem.

Theorem 2: Any *k*-stage GFSR can be modified to a GFSR that is SR-equivalent by adding a feedback logic function to the input.

As an example, consider a 3-stage GFSR, R_5 , given in Fig. 6 (c). By symbolic simulation illustrated in Fig. 7, we get $z(t + 3) = x(t) \oplus y_1(t)\overline{y_2(t)}$. Then, we modify R_5 by adding the feedback logic, $y_1\overline{y_2}$, to the input x as shown in Fig. 9. The modified circuit R_7 is SR equivalent.

4. Security of SR-Equivalent GF²SR/GFSR

When we consider a secure scan design, we need to assume what the attacker knows and how he can potentially make the attack. Here, we assume that the attacker does not know the detailed information in the gate-level design, and that the attacker knows the presence of test pins (scan in/out, scan, and reset) and modified scan chains. However, he does not know the structure of extended scan chains. Based on this assumption, we consider the security to prevent scanbased attacks.

A circuit C with a single input, a single output, and k flip-flops is called *scan-secure* if the attacker cannot determine the structure of C.

We have already reported that SR-equivalents, GF²SRs, and GFSRs are scan-secure in [10]–[12], and [13], respectively. The security level of the secure scan architecture based on a class of extended shift registers is determined by the probability that an attacker can guess right the structure of the extended shift register used in the scan design, and hence the attack probability approximates to the reciprocal of the cardinality of the class of extended shift registers.

In [11] and [13], we clarified the cardinality of each class of GF^2SRs and GFSRs.

Theorem 3 [11]: The cardinality of the class of *k*-stage GF^2SRs is $2^{(2^{(k+1)}-1)} - 1$.

Theorem 4[13]: The cardinality of the class of *k*-stage GF-SRs is $2^{(2^{(k+1)}-1)} - 1$.

Here, let us consider the cardinality of each class of k-stage GF²SRs and GFSRs that are SR-equivalent. First, we have the following theorem for GF²SRs.

Theorem 5: The total number of k-stage GF²SRs that are SR-equivalent is equal to the total number of (k-1)-stage GF²SRs.

Proof: For each (k-1)-stage GF²SR, add one flip-flop to the right end and make it k-stage GF²SR. If this k-stage GF²SR is not SR-equivalent, modify it to be SR-equivalent by using Theorem 1, i.e., by adding a feed-forward logic function to the output of the GF²SR. Note that the feed-forward logic function to be added is uniquely determined, because adding different feed-forward function implies different output function. Therefore, the number of generated k-stage GF²SRs that are SR-equivalent is equal to the total number of (k-1)-stage GF²SRs.

On the other hand, for any k-stage GF²SR that is SRequivalent, there exists a (k-1)-stage GF²SR such that the kstage GF²SR is obtained by adding one flip-flop to the right end of the (k-1)-stage GF²SR and by adding a feed-forward logic function if necessary. Therefore, the total number of k-stage GF²SRs that are SR-equivalent is equal to the total number of (k-1)-stage GF²SRs.

From Theorems 3 and 5, we can see that the following theorem holds.

Theorem 6: The cardinality of the class of *k*-stage SR-equivalent GF^2SRs is $2^{(2^k-1)} - 1$.

Similarly, we have the following theorem for GFSRs.

Theorem 7: The total number of k-stage GFSRs that are SR-equivalent is equal to the total number of (k-1)-stage GF-SRs.

From Theorems 4 and 7, we can see that the following theorem holds.

Theorem 8: The cardinality of the class of *k*-stage SR-equivalent GFSRs is $2^{(2^k-1)} - 1$.

5. Conclusion

In our previous work, we reported a secure and testable scan design approach by using *SR-equivalents* [10], *generalized feed-forward shift registers* (GF²SRs) [11], [12], and *generalized feedback shift registers* (GFSRs) [13]. In this paper, combining both concepts of SR-equivalents and generalized shift registers (GSRs), we proposed the class of SRequivalent GSRs for secure and testable scan design. We considered the synthesis problem of SR-equivalent GSRs (GF²SRs and GFSRs), i.e., how to modify a given GSR to an SR-equivalent GSR. We also clarified the cardinality of each class of SR-equivalent GF²SRs and GFSRs to estimate the security level.

References

- [1] H. Fujiwara, Logic Testing and Design for Testability, The MIT Press, 1985.
- [2] K. Hafner, H.C. Ritter, T.M. Schwair, S. Wallstab, M. Deppermann, J. Gessner, S. Koesters, W.-D. Moeller, and G. Sandweg, "Design and test of an integrated cryptochip," IEEE Design and Test of Computers, vol.8, no.4, pp.6–17, Dec. 1991.
- [3] D. Hély, F. Bancel, M.-L. Flottes, and B. Rouzeyre, "Securing scan control in crypto chips," Journal of Electronic Testing - Theory and Applications, vol.23, no.5, pp.457–464, Oct. 2007.
- [4] B. Yang, K. Wu, and R. Karri, "Secure scan: A design-for-test architecture for crypto chips," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.25, no.10, pp.2287–2293, Oct. 2006.
- [5] J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, "Securing designs against scan-based side-channel attacks," IEEE Trans. on Dependable and Secure Computing, vol.4, no.4, pp.325–336, Oct.-Dec. 2007.
- [6] S. Paul, R.S. Chakraborty, and S. Bhunia, "VIm-Scan: A low overhead scan design approach for protection of secret key in scan-based secure chips," Proc. 25th IEEE VLSI Test Symposium., pp.455–460, 2007.
- [7] G. Sengar, D. Mukhopadhyay, and D.R. Chowdhury, "Secured flipped scan-chain model for crypto-architecture," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.26, no.11, pp.2080–2084, Nov. 2007.
- [8] U. Chandran and D. Zhao, "SS-KTC: A high-testability low-overhead scan architecture with multi-level security integration," Proc. 27th IEEE VLSI Test Symposium, pp.321–326, May 2009.
- [9] M.A. Razzaq, V. Singh, and A. Singh, "SSTKR: Secure and testable scan design through test key randomization," Proc. 20th IEEE Asian Test Symposium, pp.60–65, Nov. 2011.
- [10] H. Fujiwara and M.E.J. Obien, "Secure and testable scan design using extended de Brujin graph," Proc. 15th Asia and South Pacific Design Automation Conference, pp.413–418, Jan. 2010.
- [11] K. Fujiwara and H. Fujiwara, "Generalized feed-forward shift registers and their application to secure scan design," IEICE Trans. Inf. & Syst., vol.E96-D, no.5, pp.1125–1133, May 2013.
- [12] H. Fujiwara and K. Fujiwara, "Strongly secure scan design using generalized feed forward shift registers," IEICE Trans. Inf. & Syst., vol.E98-D, no.10, pp.1852–1855, Oct. 2015.
- [13] H. Fujiwara and K. Fujiwara, "Properties of generalized feedback shift registers for secure scan design," IEICE Trans. Inf. & Syst., vol.E99-D, no.4, pp.1255–1258, April 2016.