金澤健治 (Kenji Kanazawa) - 論文 - researchmap

論文

21

表示件数

Solving Maximum Clique Problems using FPGA Based on Swap-Based Tabu Search

HSI-2020 2021年1月査読有り
Accelerating Swap-Based Tabu Search for Solving Maximum Clique Problems on FPGA

金澤健治

ISPA-2019 2019年12月査読有り
``FPGA Acceleration to Solve Maximum Clique Problems Encoded into Partial MaxSAT''

Kenji Kanazawa, Shaowei Cai

MCSoC-2018 217 - 224 2018年9月査読有り
``Acceleration of Solving Quadratic Assignment Problems on Programmable SoC using High Level Synthesis''

FSP-2017 40 - 47 2017年9月査読有り
An Approach for Solving SAT/MaxSAT-Encoded Formal Verification Problems on FPGA

Kenji Kanazawa, Tsutomu Maruyama

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS E100D(8) 1807 - 1818 2017年8月査読有り
``FPGAを用いた画像処理応用のためのMonotone Chainアルゴリズムの高速計算''

監物香保里, 金澤健治, 森大和, 相部範之, 安永守利

電子情報通信学会論文誌 J100-D(1) 1 - 13 2017年1月査読有り
High-speed calculation of convex hull in 2D images using FPGA

Kenji Kanazawa, Kahori Kemmotsu, Yamato Mori, Noriyuki Aibe, Moritoshi Yasuanga

Advances in Parallel Computing 27 533 - 542 2016年査読有り
An FPGA Solver for Partial MaxSAT Problems Based on Stochastic Local Search.

Shohei Sassa, Kenji Kanazawa, Shaowei Cai, Moritoshi Yasunaga

SIGARCH Computer Architecture News 44(4) 32 - 37 2016年査読有り
FPGA acceleration of SAT/Max-SAT solving using variable-way cache

Kenji Kanazawa, Tsutomu Maruyama

Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014 1 - 4 2014年10月16日査読有り
"Crosstalk-noise Reduction in GHz Domain Using Segmental Transmission Line"

EDAPS-2013 1 - 4 2013年12月査読有り
"Signal Integrity Evaluation of Segmental Transmission Line under Real-world Application"

EDAPS-2013 1 - 4 2013年12月査読有り
"Decoupling-capacitor Allocation Problem Solved by Genetic Algorithm"

EDAPS-2013 1 - 4 2013年12月査読有り
Solving SAT-encoded formal verification problems on SoC based on a WSAT algorithm with a new heuristic for hardware acceleration

Kenji Kanazawa, Tsutomu Maruyama

Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013 101 - 106 2013年査読有り
An FPGA solver for SAT-encoded formal verification problems

Kenji Kanazawa, Tsutomu Maruyama

Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011 38 - 43 2011年査読有り
An Approach for Solving Large SAT Problems on FPGA

Kenji Kanazawa, Tsutomu Maruyama

ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS 4(1) 10:1-10:21 2010年12月査読有り
``FPGAを用いた大規模な充足可能性問題の高速計算''

金沢健治, 丸山勉

電子情報通信学会論文誌 J90-D(10) 2713 - 2722 2007年10月査読有り
An FPGA solver for very large sat problems

Kenji Kanazawa, Tsutomu Maruyama

2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2 493 - 496 2007年査読有り
An Acceleration Method for Evolutionary Systems Based on Iterated Prisoner's Dilemma.

Yoshiki Yamaguchi, Kenji Kanazawa, Yoshiharu Ohke, Tsutomu Maruyama

Reconfigurable Computing: Architectures, Tools and Applications, Third International Workshop, ARC 2007, Mangaratiba, Brazil, March 27-29, 2007. 358 - 364 2007年査読有り
``FPGAを用いたWSATアルゴリズムの高速計算''

金沢健治, 丸山勉

電子情報通信学会論文誌 J89-D(6) 1173 - 1181 2006年6月査読有り
An FPGA Solver for Large SAT Problems.

Kenji Kanazawa, Tsutomu Maruyama

Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006 1 - 6 2006年査読有り

マイポータルへ