2019年9月
A Multi-Core Chip Load Model for PDN Analysis Considering Voltage-Current-Timing Interdependency and Operation Mode Transitions
IEEE Transactions on Components, Packaging and Manufacturing Technology
- ,
- ,
- ,
- ,
- 記述言語
- 英語
- 掲載種別
- 研究論文(学術雑誌)