Nagayama Shinobu

J-GLOBAL         Last updated: Nov 15, 2019 at 02:41
 
Avatar
Name
Nagayama Shinobu
E-mail
s_nagahiroshima-cu.ac.jp
Affiliation
Hiroshima City University
Section
Graduate School of Information Sciences, Dept. of Computer and Network Engineering
Job title
Professor
Degree
Ph.D in Computer Engineering(Kyushu Institute of Technology)

Profile

1. Development of logic simulator
2. Optimization of Decision Diagram and its application
3. Synthesis method of numerical function generators
4. Design method of digital signal synthesizers
5. Analysis of multi-state systems with multi-state components using decision diagrams
6. Regular expression matching methods using decision diagrams
7. Development of In-Vehicle Network Intrusion Prevention Systems

Research Areas

 
 

Academic & Professional Experience

 
Oct 2004
 - 
Mar 2005
Invited Researcher, Kitakyushu Foundation for the Advancement of Industry, Science and Technology (FAIS)
 
Apr 2005
 - 
Mar 2008
Research Associate (Assistant Professor), Faculty of Information Sciences Dept. of Computer Engineering, Hiroshima City University
 
Apr 2008
 - 
Mar 2010
Lecturer, Graduate School of Information Sciences Dept. of Computer and Network Engineering, Hiroshima City University
 
Apr 2010
 - 
Mar 2016
Associate Professor, Graduate School of Information Sciences Dept. of Computer and Network Engineering, Hiroshima City University
 
Apr 2016
   
 
Professor, Graduate School of Information Sciences Dept. of Computer and Network Engineering, Hiroshima City University
 

Education

 
Apr 1996
 - 
Mar 2000
Dept. of Computer Science, Faculty of Science and Engineering, Meiji University
 
Apr 2000
 - 
Mar 2002
基礎理工学専攻, Graduate School, Division of Science and Engineering, Meiji University
 
Apr 2002
 - 
Sep 2004
情報システム専攻, Graduate School, Division of Information Engineering, Kyushu Institute of Technology
 

Committee Memberships

 
Nov 2007
 - 
May 2008
38th IEEE International Symposium on Multiple-Valued Logic 2008  Program Committee
 
May 2008
 - 
May 2011
IEEE Computer Society, Technical Committee on Multiple-Valued Logic  Members-at-large
 
Oct 2009
 - 
Feb 2010
Student Forum at ASPDAC2010  Poster Selection Committee
 
May 2010
 - 
May 2010
19th International Workshop on Post-Binary ULSI Systems  Workshop Co-Chair
 
May 2010
 - 
May 2011
IEEE Computer Sociery, Technical Committee on Multiple-Valued Logic  Bulletin/Web Editor
 

Awards & Honors

 
Mar 2000
学業成績優秀賞
 
Dec 2001
The Takeda Techno-Entrepreneurship Award
 
Feb 2003
Excellent Student Award of the IEEE Fukuoka Section
 
May 2005
Outstanding Contributed Paper Award, 34th IEEE ISMVL
 
Jul 2006
The excellent paper award in the SDLM workshop 2006.
 

Published Papers

 
An exact optimization method using ZDDs for linear decomposition of symmetric index generation functions
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
International Federation of Computational Logic Journal of Logic and Their Applications   5(9) 1849-1866   Dec 2018   [Refereed][Invited]
A balanced decision tree based heuristic for linear decomposition of index generation functions
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
IEICE Transactions on Information and Systems   E100-D(8) 1583-1591   Aug 2017   [Refereed]
On Optimizations of Edge-Valued MDDs for Fast Analysis of Multi-State Systems
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler, Mitchell A. Thornton, and Theodore Manikas
IEICE Transactions on Information and Systems   E97-D(9) 2234-2242   Sep 2014   [Refereed]
An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating
Yoichi Wakaba, Shin'ichi Wakabayashi, Shinobu Nagayama, Masato Inagi
IPSJ Transactions on System LSI Design Methodology   (7) 110-118   Aug 2014   [Refereed]
Piecewise Arithmetic Expressions of Numeric Functions and Their Application to Design of Numeric Function Generators
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
Journal of Multiple-Valued Logic and Soft Computing   23(3-4) 293-313   Jun 2014   [Refereed]

Books etc

 
Cambridge Scholars Publishing   May 2016   
MORGAN & CLAYPOOL PUBLISHERS   Nov 2014   
Research for Development of Flexible Dedicated Circuits
一般社団法人 情報処理学会   Aug 2011   

Conference Activities & Talks

 
A Dynamic Programming Based Method for Optimum Linear Decomposition of Index Generation Functions
Shinobu Nagayama
IEEE International Symposium on Multiple-Valued Logic   23 May 2019   
An Exact Optimization Method Using ZDDs for Linear Decomposition of Index Generation Functions
Shinobu Nagayama
IEEE International Symposium on Multiple-Valued Logic   17 May 2018   
An FPGA-based Nearest Neighbor Search Engine Using Distance-Based Hashing for High-Dimensional Data
Toshitaka Ito, Yuri Itotani, Shin'ichi Wakabayashi, Shinobu Nagayama, Masato Inagi
Workshop on Synthesis And System Integration of Mixed Information technologies   27 Mar 2018   
An Exact Optimization Algorithm for Linear Decomposition of Index Generation Functions
Shinobu Nagayama
IEEE International Symposium on Multiple-Valued Logic   23 May 2017   
Development of fast and reliable network intrusion detection systems underlying IoT [Invited]
Shinobu Nagayama
Compass for Next-Gen ICT - Message from RIEC Nation-Wide Cooperative Research Projects -   23 Feb 2017   Research Institute of Electrical Communication, Tohoku University

Research Grants & Projects

 
Research on development of synthesis and verification systems for numerical function generators
Project Year: Apr 2006 - Mar 2008
Research on representations of elementry functions using decision diagrams and their applications
Project Year: Apr 2006 - Mar 2008
最適化問題の高速解法のためのリコンフィギャラブル専用エンジンに関する研究
Project Year: Apr 2006 - Mar 2008
Research on development of synthesis system for multivariable numerical function generators
Project Year: Apr 2008 - Mar 2010
Research on graph-based representations of multiple-variable mathematical functions and floating-point mathematical functions
Project Year: Apr 2008 - Mar 2010

Patents

 
2013-161411 : Analysis Method and Analysis Machine for Multi-State Systems
2012-250017 : Diagnosis Method and Diagnosis Machine for Multi-State Systems