SUZUKI Daisuke

J-GLOBAL         Last updated: Jan 31, 2019 at 15:42
 
Avatar
Name
SUZUKI Daisuke
URL
http://db.tohoku.ac.jp/whois/e_detail/6994e18bcac9be6da0b4e01c948f0b4a.html
Affiliation
Tohoku University
Section
Frontier Research Institute for Interdisciplinary Sciences Creative Interdisciplinary Research Division
Job title
Assistant Professor
Degree
博士(工学)(Tohoku University)

Research Areas

 
 

Education

 
 
 - 
Mar 2004
通信工学科, Faculty of Engineering, Tohoku University
 

Awards & Honors

 
Jun 2018
2017year Best Poster Award, The 3rd 【ImPACT】 International Symposium on Spintronic Memory, Circuit and Storage
Winner: SUZUKI Daisuke and HANYU Takahiro
 
May 2010
電子情報通信学会エレクトロニクスソサイエティ論文賞, 電子情報通信学会
Winner: 鈴木大輔,夏井雅典,羽生隆弘
 

Published Papers

 
Daisuke Suzuki, Takahiro Oka, and Takahiro Hanyu
Microelectronics Journal   83 39-49   Jan 2019   [Refereed]
Recent Trends in MTJ-Based Nonvolatile FPGA
Daisuke Suzuki and Takahiro Hanyu
CSRN-Osaka Annual Workshop      Dec 2018
A High-Read-Margin MTJ-Based Fracturable Lookup Table Circuit Using a Series-NMOS-Resistance-Reduced Logic-in-Memory Structure
Daisuke Suzuki and Takahiro Hanyu
Extended Abstracts of 2018 International Conference on Solid State Devices and Materials (SSDM2018)   117-118   Sep 2018   [Refereed]
低電力・高性能な不揮発MCU実現に向けた自律制御型パワーゲーティング技術
Daisuke Suzuki and Takahiro Hanyu
ImPACT佐橋プログラム 公開成果報告会   126-127   Jun 2018
低電力・高性能な不揮発MCU実現に向けた要素回路IPの開発
Daisuke Suzuki and Takahiro Hanyu
ImPACT佐橋プログラム 公開成果報告会   128-129   Jun 2018

Books etc

 
Introduction to Magnetic Random-Access Memory
Dieny, Bernard Goldfarb,Ronald B. Lee, Kyung-Jin (Part:Joint Editor, Chapter 7)
Nov 2016   

Conference Activities & Talks

 
Recent Trends in MTJ-Based Nonvolatile FPGA
Daisuke Suzuki and Takahiro Hanyu
CSRN-Osaka Annual Workshop   13 Dec 2018   
High-Read-Margin MTJ-Based Fracturable Lookup Table Circuit Using a Series-NMOS-Resistance-Reduced Logic-in-Memory Structure
High-Read-Margin MTJ-Based Fracturable Lookup Table Circuit Using a Series-NMOS-Resistance-Reduced Logic-in-Memory Structure
2018 International Conference on Solid State Devices and Materials (SSDM2018)   12 Sep 2018   
MTJ素子を用いた高度演算能を有する不揮発LUT回路の構成
2018年電子情報通信学会総合大会   20 Mar 2018   
Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA
26th ACM/SIGDA International Symposium on Field-Programmable Gate Array   25 Feb 2018   
MTJ-Based Nonvolatile FPGA for Brainware LSI Platform
The 5th International Symposium on Brainware LSI   23 Feb 2018   

Association Memberships

 
 

Social Contribution

 
半導体FPGA、高速処理・省電力で 東北大・NECが開発
[Informant]  日本経済新聞  20 Jun 2016