Establishing placement and routing algorithm for adapting to some problems in 65nm or less VLSI process technology