MURAI Shinichi

J-GLOBAL         Last updated: Nov 11, 2010 at 00:00
 
Avatar
Name
MURAI Shinichi
Affiliation
Kurashiki University of Science and the Arts
Section
College of Science and Industrial Technology, Department of Information Technology & Science
Degree
(BLANK)(Osaka University), Master of Science(University of Illinois)

Research Interests

 
 

Research Areas

 
 

Academic & Professional Experience

 
1976
 - 
1979
Mitsubishi Electric Corp., Research Engineer
 
1979
 - 
1986
Mitsubishi Electric Corp., Principal Research Engineer
 
1986
 - 
1994
Mitsubishi Electric Corp., Laboratory Dept. Manager
 
1994
 - 
1999
Mitsubishi Electric Corp., Laboratory Senior Manager
 
1979
 - 
1984
Niigata University Part-time Instructor,
 

Education

 
 
 - 
1973
Computer Science, Graduate School, Division of Engineering, U. of Illinois
 
 
 - 
1963
Faculty of Engineering, Kyoto University
 

Misc

 
Rule Based Design Rule Check Method with Tri-State Bus Conflict Checking Capability
The Transactions of the Institute of Electronics, Information and Communication Engineers D-(]G0001[)   J79-D-(]G0001[) 1072-1082   1996
Test Generation for Partial Scan Designed Circuits Using Individual Initial Value Propagation Method
Transactions of Information Processing Society of Japan   37(3) 409-417   1996
LORES-2 : A Logic Reorganization System(共著)
IEEE Design & Test   2(5) 35-42   1985
Hierarchical Timing Analyzer for Multiple Phase Clocked Designs
IEICE Trans. Fundamentals   E75-A(12) 1732-1735   1992
LORES-2 : A Logic Reorganization System
IEEE Design & Test   2(5) 35-42   1985

Research Grants & Projects

 
Computer Aided System LSI Design Method
Embedded System Design Method