Tetsuya Iizuka

J-GLOBAL         Last updated: Oct 5, 2019 at 07:13
 
Avatar
Name
Tetsuya Iizuka

Research Areas

 
 

Academic & Professional Experience

 
Oct 2019
 - 
Today
Associate Professor, Systems Design lab, School of Engineering, The University of Tokyo
 
Apr 2015
 - 
Sep 2019
Associate Professor, VLSI Design and Education Center, The University of Tokyo
 
Apr 2013
 - 
Mar 2015
Visiting Scholar, Dept. of Electrical Engineering, University of California, Los Angeles
 
Apr 2011
 - 
Mar 2015
Lecturer, Dept. of Electrical Engineering and Information Systems, The University of Tokyo
 
Feb 2011
 - 
Mar 2011
Assistant Professor, Dept. of Electrical Engineering and Information Systems, The University of Tokyo
 

Awards & Honors

 
Apr 2019
Researches on High-Precision and High-Efficiency Integrated Circuit Design Techniques based on Time-Domain Signal Processing, The 18th Funai Academic Prize, Funai Foundation for Information Technology
 
Mar 2019
2018 Electronics Society Activity Testimonial, IEICE
 
Mar 2019
Best Teaching Award, Faculty of Engineering, The University of Tokyo
 
Mar 2018
Researches on High-Precision Integrated Circuits based on Time-Mode Signal Processing, The 21st Marubun Research Encouragement Commendation, Marubun Reserch Promotion Foundation
 
Jun 2017
Impulse Signal Generator Based on Current-Mode Excitation and Transmission Line Resonator, ReSMIQ Best Student Paper Award, IEEE International New Circuits and Systems Conference (NEWCAS)
Winner: Parit Kanjanavirojkul, Nguyen Ngoc Mai-Khanh, Tetsuya Iizuka, Toru Nakura and Kunihiro Asada
 

Published Papers

 
Yoshitaka Otsuki,Daisuke Yamazaki,Nguyen Ngoc Mai Khanh,Tetsuya Iizuka
IEICE Electronic Express   16(6) 20190051   2019   [Refereed]
Daigo Takahashi,Tetsuya Iizuka,Nguyen Ngoc Mai Khanh,Toru Nakura,Kunihiro Asada
IEEE Trans. Instrumentation and Measurement   68(7) 2519-2530   2019   [Refereed]
Ryuichi Enomoto,Tetsuya Iizuka,Takehisa Koga,Toru Nakura,Kunihiro Asada
IEEE Trans. VLSI Syst.   27(1) 11-19   2019   [Refereed]
Naoki Terao,Toru Nakura,Masahiro Ishida,Rimon Ikeno,Takashi Kusaka,Tetsuya Iizuka,Kunihiro Asada
J. Electronic Testing   34(2) 147-161   2018   [Refereed]
Kunihiro Asada,Toru Nakura,Tetsuya Iizuka,Makoto Ikeda
IEICE Electronic Express   15(5)    2018   [Refereed]

Misc

 
Design of High Isolation and Low Insertion Loss D-band OOK Modulator utilizing Cascaded Switch and Amplifier Based Stages
Daisuke Yamazaki, Yoshitaka Otsuki, Takafumi Hara, Nguyen Ngoc Mai-Khanh, Tetsuya Iizuka
2019 IEICE LSI and Systems Workshop      May 2019
WANG Jing, 飯塚哲也, 名倉徹
電子情報通信学会大会講演論文集(CD-ROM)   2019 ROMBUNNO.C‐12‐6   Mar 2019
大槻宜孝, 山崎大輔, MAI‐KHANH Nguyen Ngoc, MAI‐KHANH Nguyen Ngoc, 飯塚哲也, 飯塚哲也
電子情報通信学会技術研究報告   118(374(ICD2018 62-99)) 83‐88   Dec 2018
寺尾直樹, 名倉徹, 石田雅裕, 池野理門, 日下崇, 飯塚哲也, 浅田邦博
電子情報通信学会大会講演論文集(CD-ROM)   2017 ROMBUNNO.A‐1‐3   Mar 2017
伊藤貴亮, 飯塚哲也, 名倉徹, 浅田邦博, 飯塚哲也, 名倉徹, 浅田邦博
電子情報通信学会技術研究報告   117(344(ICD2017 51-96)) 9‐13   Dec 2017

Books etc

 
VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms
Naoki Ojima, Toru Nakura, Tetsuya Iizuka, and Kunihiro Asada (Part:Contributor, A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load)
Springer   Jun 2019   
Digitally-Assisted Analog and Analog-Assisted Digital IC Design
Xicheng Jiang (Part:Contributor, Chapter 1)
Cambridge University Press   Jul 2015   ISBN:9781107096103

Conference Activities & Talks

 
Time-Domain Approach for Analog Circuit Designs [Invited]
Tetsuya Iizuka and Kunihiro Asada
APSCIT 2019 International Conference for Leading and Young Computer Scientists (IC-LYCS)   Mar 2019   
Time-Domain Approach for Analog Circuits: Fine-Resolution TDC and Quick-Start CDR Circuits [Invited]
Tetsuya Iizuka and Kunihiro Asada
IEEE International Conference on Advanced Technologies for Communications (ATC)   Oct 2018   
Time-Domain Circuit Designs [Invited]
Tetsuya Iizuka
JICA-MJEED Invited Talk, National University of Mongolia   Aug 2016   
Sampling Circuits: Unified treatment of S/H, mixer and sampling oscilloscope font-ends [Invited]
Tetsuya Iizuka and Asad A. Abidi
JICA-MJEED Invited Talk, National University of Mongolia   Aug 2016   
Sampling Circuits: Unified treatment of S/H, mixer, and sampling oscilloscope front-ends [Invited]
Tetsuya Iizuka and Asad A. Abidi
IEEE International Conference on Microelectronic Test Structures (ICMTS)   Mar 2016   

Committee Memberships

 
2016
 - 
Today
The 165th Committee on Ultra Integrated Silicon Systems, University-Industry Cooperative Research Committees, JSPS  Committee Member
 
2018
 - 
2019
IFIP/IEEE International Conference on Very Large Scale Integration  TPC Track Chair
 
2014
 - 
2019
IEEE Custom Integrated Circuits Conference  Technical Program Committee
 
Jan 2017
 - 
Dec 2018
IEEE Solid-State Circuits Society, Japan Chapter  Secretary
 
Jun 2016
 - 
May 2018
IEICE Electronics Express (ELEX)  Editor